Part Number Hot Search : 
A4062 DN431 68HC705 76M00 SKKT9204 WS100 1BFXXX 81BPN
Product Description
Full Text Search
 

To Download SY89830U05 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 Micrel, Inc.
2.5V/3.3/5V 2.5GHz 1:4 PECL/ECL CLOCK DRIVER WITH 2:1 DIFFERENTIAL INPUT MUX
Precision Edge(R) SY89830U Precision Edge(R)
SY89830U
FEATURES
s Guaranteed AC parameters over temp/voltage: * > 2.5GHz fMAX * < 25ps within-device skew * < 225ps tr/tf time * < 450ps prop delay s Low jitter design: * < 1psRMS cycle-to-cycle jitter * < 15psPP total jitter s 2:1 Differential MUX input s Flexible supply voltage: 2.5V/3.3V/5V s Wide operating temperature range: -40C to +85C s 100K ECL compatible outputs s Inputs accept PECL/LVPECL/ECL/HSTL logic levels s Available in a 16-pin TSSOP package Precision Edge(R)
DESCRIPTION
The SY89830U is a high-speed, 2.5GHz differential PECL 1:4 fanout buffer optimized for ultra-low skew applications. Within device skew is guaranteed to be less than 25ps over temperature and supply voltage. The wide supply voltage operation allows this fanout buffer to operate in 2.5V, 3.3V, and 5V systems. The SY89830U features a 2:1 input MUX, making it an ideal solution for redundant clock switchover applications. If only one input pair is used, the other pair may be left floating. In addition, this device includes a synchronous enable pin that forces the outputs into a fixed logic state. Enable or disable state is initiated only after the outputs are in a LOW state, thus eliminating the possibility of a "runt" clock pulse. The SY89830U I/O are fully differential and 100K ECL compatible. Differential 10K ECL logic can interface directly into the SY89830U inputs. The SY89830U is part of Micrel's high-speed precision edge timing and distribution family. For applications that require a different I/O combination, consult the Micrel website at www.micrel.com, and choose from a comprehensive product line of high-speed, low-skew fanout buffers, translators, and clock generators.
Precision Edge is a registered trademark of Micrel, Inc. M9999-110705 hbwhelp@micrel.com or (408) 955-1690
Rev.: E Amendment: /0
1
Issue Date: November 2005
Micrel, Inc.
Precision Edge(R) SY89830U
PACKAGE/ORDERING INFORMATION
Ordering Information(1)
Q0 1 /Q0 2 Q1 3 /Q1 4 Q2 5 /Q2 6 Q3 7 /Q3 8 1 0 11 IN0 10 IN_SEL 9 VEE QD 16 VCC 15 /EN 14 /IN1 13 IN1 12 /IN0
Part Number SY89830UK4I SY89830UK4ITR(2) SY89830UK4G(3)
Package Operating Type Range K4-16-1 K4-16-1 K4-16-1 Industrial Industrial Industrial Industrial
Package Marking 89830U 89830U
Lead Finish Sn-Pb Sn-Pb
89830U with NiPdAu Pb-Free bar line indicator Pb-Free 89830U with NiPdAu Pb-Free bar line indicator Pb-Free
SY89830UK4GTR(2, 3) K4-16-1
Notes: 1. Contact factory for die availability. Dice are guaranteed at TA = 25C, DC Electricals only. 2. Tape and Reel. 3. Pb-Free package is recommended for new designs.
16-Pin TSSOP (T32-1)
PIN DESCRIPTION
Pin Number 1, 2, 3, 4, 5, 6, 7, 8 9 10 Pin Name Q0 to Q3 /Q0 to /Q3 VEE IN_SEL Pin Function (LV)PECL, (LV)ECL differential outputs: Terminate with 50 to VCC-2V. For single-ended applications, terminate the unused output with 50 to VCC-2V. Negative Power Supply: For LVPECL, PECL applications, connect to GND. (LV)PECL, (LV)ECL compatible 2:1 mux input signal select: When IN_SEL is LOW, the IN0 input pair is selected. When IN_SEL is HIGH, the IN1 input pair is selected. Includes a 75k pull-down. Default state is LOW and IN0 is selected. (LV)PECL, (LV)ECL, HSTL clock or data inputs. Internal 75k pull-down resistors on IN0, IN1. Internal 75k pull-up and 75k pull-down resistors on /IN0, /IN1. /IN0, /IN1 default condition is VCC/2 when left floating. IN0, IN1 default condition is LOW when left floating. (LV)PECL, (LV)ECL compatible synchronous enable: When /EN goes HIGH, QOUT will go LOW and /QOUT will go HIGH on the next LOW input clock transition. Includes a 75k pull-down. Default state is LOW when left floating. The internal latch is clocked on the falling edge of the input (IN0, IN1) Positive Power Supply: Bypass with 0.1F//0.01F low ESR capacitors.
11, 12, 13, 14
IN0, /IN0 IN1, /IN1
15
/EN
16
VCC
TRUTH TABLE(1)
IN0 L H X X IN1 X X L H X X
Note: 1. = negative edge M9999-110705 hbwhelp@micrel.com or (408) 955-1690
IN_SEL L L H H L H
/EN L L L L H H
Q L H L H L L
2
Micrel, Inc.
Precision Edge(R) SY89830U
ABSOLUTE MAXIMUM RATINGS(1)
Symbol VCC - VEE VIN IOUT TA TLEAD Tstore JA Rating Power Supply Voltage Input Voltage (VCC = 0V, VIN not more negative than VEE) Input Voltage (VEE = 0V, VIN not more positive than VCC) Output Current Operating Temperature Range Lead Temperature (soldering, 20sec.) Storage Temperature Range Package Thermal Resistance (Junction-to-Ambient) Package Thermal Resistance (Junction-to-Case) -Still-Air (single-layer PCB) -Still-Air (multi-layer PCB) -500lfpm (multi-layer PCB) -Continuous -Surge Value 6.0 -6.0 to 0 +6.0 to 0 50 100 -40 to +85 260 -65 to +150 115 75 65 21 Unit V V mA C C C C/W C/W
JC
Note: 1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratlng conditions for extended periods may affect device reliability.
DC ELECTRICAL CHARACTERISTICS(1)
TA = -40C Symbol VCC Parameter Power Supply Voltage (PECL) (LVPECL) (ECL) (LVECL) Power Supply Current Input HIGH Current Input LOW Current IN /IN Min. 4.5 2.375 -5.5 -3.63 -- -- 0.5 -150 -- Typ. 5.0 3.3 -5.0 -3.3 -- -- -- -- -- Max. Min. TA = +25C Typ. 5.0 3.3 -5.0 -3.3 50 -- -- -- 1.0 Max. TA = +85C Min. Typ. 5.0 3.3 -5.0 -3.3 -- -- -- -- -- Max. 5.5 3.63 -4.5 -2.375 75 150 -- -- -- mA A A A pF VIN = VIH VIN = VIL VIN = VIL Unit V 5.5 4.5 3.63 2.375 -4.5 -5.5 -2.375 -3.63 70 150 -- -- -- -- -- 0.5 -150 -- 5.5 4.5 3.63 2.375 -4.5 -5.5 -2.375 -3.63 72 150 -- -- -- -- -- 0.5 -150 -- Condition
ICC IIH IIL CIN
Input Capacitance (TSSOP)
Note: 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained.
M9999-110705 hbwhelp@micrel.com or (408) 955-1690
3
Micrel, Inc.
Precision Edge(R) SY89830U
(100KEP) LVPECL DC ELECTRICAL CHARACTERISTICS(1)
VCC = 2.5V 5%, VEE = 0V
TA = -40C Symbol VIL VIH VOL VOH VIHCMR Parameter Input LOW Voltage (Single-ended) Input HIGH Voltage (Single-ended) Output LOW Voltage Output HIGH Voltage Input HIGH Voltage Common Mode Range(2) Min. 555 1275 555 1355 1.2 Typ. -- -- 680 1480 -- Max. 875 1620 805 1605 VCC Min. 555 1275 555 1355 1.2 TA = +25C Typ. -- -- 680 1480 -- Max. 875 1620 805 1605 VCC Min. 555 1275 555 1355 1.2 TA = +85C Typ. -- -- 680 1480 -- Max. 875 1620 805 1605 VCC Unit mV mV mV mV V Condition VCC = 2.5V VCC = 2.5V VCC = 2.5V VCC = 2.5V
Notes: 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained. Input and output parameters vary 1:1 with VCC. Output load is 50 to VCC -2V. 2. The VIHCMR range is referenced to the most positive side of the differential input signal.
(100KEP) LVPECL DC ELECTRICAL CHARACTERISTICS(1)
VCC = 3.3V 10%, VEE = 0V
TA = -40C Symbol VIL VIH VOL VOH VIHCMR Parameter Input LOW Voltage (Single-Ended) Input HIGH Voltage (Single-Ended) Output LOW Voltage Output HIGH Voltage Input HIGH Voltage Common Mode Range(2) Min. 1355 2075 1355 2155 1.2 Typ. -- -- 1480 2280 -- Max. 1675 2420 1605 2405 VCC Min. 1355 2075 1355 2155 1.2 TA = +25C Typ. -- -- 1480 2280 -- Max. 1675 2420 1605 2405 VCC Min. 1355 2075 1355 2155 1.2 TA = +85C Typ. -- -- 1480 2280 -- Max. 1675 2420 1605 2405 VCC Unit mV mV mV mV V Condition VCC = 3.3V VCC = 3.3V VCC = 3.3V VCC = 3.3V
Notes: 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained. Input and output parameters vary 1:1 with VCC. Output load is 50 to VCC -2V. 2. The VIHCMR range is referenced to the most positive side of the differential input signal.
(100KEP) PECL DC ELECTRICAL CHARACTERISTICS(1)
VCC = 5.0V 10%, VEE = 0V
TA = -40C Symbol VIL VIH VOL VOH VIHCMR Parameter Input LOW Voltage (Single-Ended) Input HIGH Voltage (Single-Ended) Output LOW Voltage Output HIGH Voltage Input HIGH Voltage(2) Common Mode Range Min. 3055 3775 3055 3855 1.2 Typ. -- -- 3180 3980 -- Max. 3375 4120 3305 4105 VCC Min. 3055 3775 3055 3855 1.2 TA = +25C Typ. -- -- 3180 3980 -- Max. 3375 4120 3305 4105 VCC Min. 3055 3775 3055 3855 1.2 TA = +85C Typ. -- -- 3180 3980 -- Max. 3375 4120 3305 4105 VCC Unit mV mV mV mV V Condition VCC = 5.0V VCC = 5.0V VCC = 5.0V VCC = 5.0V
Notes: 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained. Input and output parameters vary 1:1 with VCC. Output load is 50 to VCC -2V. 2. The VIHCMR range is referenced to the most positive side of the differential input signal. M9999-110705 hbwhelp@micrel.com or (408) 955-1690
4
Micrel, Inc.
Precision Edge(R) SY89830U
(100KEP) LVECL DC ELECTRICAL CHARACTERISTICS(1)
VCC = 0V, VEE = -2.375V to -3.63V
TA = -40C Symbol VIL VIH VOL VOH VIHCMR Parameter Input LOW Voltage (Single-ended) Input HIGH Voltage (Single-ended) Output LOW Voltage Output HIGH Voltage Input HIGH Voltage Common Mode Range(2) Min. -1945 -1225 Typ. -- -- Max. Min. TA = +25C Typ. -- -- Max. Min. TA = +85C Typ. -- -- Max. -1625 -880 Unit mV mV mV 50 to VCC-2V mV 50 to VCC-2V V Condition
-1625 -1945 -880 -1225
-1625 -1945 -880 -1225
-1945 -1820 -1695 -1945 -1820 -1695 -1945 -1820 -1695 -1145 -1020 VEE +1.2 -- -895 0.0 -1145 -1020 VEE +1.2 -- -895 0.0 -1145 -1020 VEE +1.2 -- -895 0.0
Notes: 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained. 2. The VIHCMR range is referenced to the most positive side of the differential input signal.
(100KEP) ECL DC ELECTRICAL CHARACTERISTICS(1)
VCC = 0V, VEE = -4.5V to -5.5V
TA = -40C Symbol VIL VIH VOL VOH VIHCMR Parameter Input LOW Voltage (Single-ended) Input HIGH Voltage (Single-ended) Output LOW Voltage Output HIGH Voltage Input HIGH Voltage Common Mode Range(2) Min. -1945 -1225 Typ. -- -- Max. Min. TA = +25C Typ. -- -- Max. Min. TA = +85C Typ. -- -- Max. -1625 -880 Unit mV mV mV 50 to VCC-2V mV 50 to VCC-2V V Condition
-1625 -1945 -880 -1225
-1625 -1945 -880 -1225
-1945 -1820 -1695 -1945 -1820 -1695 -1945 -1820 -1695 -1145 -1020 VEE +1.2 -- -895 0.0 -1145 -1020 VEE +1.2 -- -895 0.0 -1145 -1020 VEE +1.2 -- -895 0.0
Notes: 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained. 2. The VIHCMR range is referenced to the most positive side of the differential input signal.
HSTL INPUT DC ELECTRICAL CHARACTERISTICS
VCC = 2.375V to 3.63V, VEE = 0V
TA = -40C Symbol VIH VIL Parameter Input HIGH Voltage Input LOW Voltage Min. 1200 -- Typ. -- -- Max. -- 400 Min. 1200 -- TA = +25C Typ. -- -- Max. -- 400 Min. 1200 -- TA = +85C Typ. -- -- Max. -- 400 Unit mV mV
M9999-110705 hbwhelp@micrel.com or (408) 955-1690
5
Micrel, Inc.
Precision Edge(R) SY89830U
AC ELECTRICAL CHARACTERISTICS
LVPECL: VCC = 2.375V to 3.63V, VEE = 0V; PECL: VCC = 4.50V to 5.50V, VEE = 0V LVECL: VCC = 0V, VEE = -2.375V to -3.63V; ECL: VCC = 0V, VEE = -4.50V to -5.5V
TA = -40C Symbol fMAX(1) tPD Parameter Maximum Frequency Propagation Delay to Output LVPECL/LVECL Diff. IN (150mV) Diff. IN (800mV) Single-Ended IN PECL/ECL Diff. IN (150mV) Diff. IN (800mV) Single-Ended IN HSTL tSKEW(2) tSW tS(3) tH
(3)
TA = +25C Max. -- Min. 2.5 Typ. -- Max. -- Min. 2.5
TA = +85C Typ. -- Max. -- Unit GHz
Min. 2.5
Typ. --
-- 300 -- -- 275 -- 325 -- -- -- 100 200 -- -- 150 75
-- 350 -- -- 350 -- -- 15 100 -- 0 50 0.2 <15 800 --
-- 450 -- -- 425 -- 500 25 150 450 -- -- 1 -- 1200 225
-- 300 -- -- 275 -- 300 -- -- -- 100 200 -- -- 150 75
375 350 375 375 350 355 -- 15 100 400 0 50 0.2 <15 800 130
-- 450 -- -- 425 -- 450 25 150 450 -- -- 1 -- 1200 225
-- 300 -- -- 275 -- 300 -- -- -- 100 200 -- -- 150 85
-- 350 -- -- 350 -- -- 15 100 -- 0 50 0.2 <15 800 --
-- 450 -- -- 425 -- 450 25 150 450 -- -- 1 -- 1200 225
ps ps ps ps ps ps ps ps ps ps ps ps psRMS psPP mV ps
Within-Device Skew (Diff.) Part-to-Part Skew (Diff.) Select to Valid Output Switchover Time Set-Up Time Hold Time Cycle-to-Cycle(4) Total Jitter (622MHz clock)(5) Input Voltage Swing Output Rise/Fall Times (20% to 80%) /EN to CLK /EN to CLK
tJITTER VID t r, t f
Notes: 1. fMAX is defined as the maximum toggle frequency. Measured with 750mV input signal, 50% duty cycle, output swing 400mV (diff), all loading with 50 to VCC-2V. 2. Skew is measured between outputs under identical transitions. 3. Set-up and hold times apply to synchronous applications that intend to enable/disable before the next cycle. For asynchronous applications, set-up and hold time does not apply. 4. Cycle-to-cycle jitter definition: The variation in period between adjacent cycles over a random sample of adjacent cycle pairs. TJITTER_CC = Tn-Tn+1 where T is the time between rising edges of the output signal. 5. Total jitter definition: with an ideal clock input applied to one channel of the MUX, no more than one output edge in 1012 output edges will deviate by more than the specified peak-to-peak jitter value.
M9999-110705 hbwhelp@micrel.com or (408) 955-1690
6
Micrel, Inc.
Precision Edge(R) SY89830U
TYPICAL OPERATING CHARACTERISTICS
VCC = 3.3V, VEE = GND, TA = 25C, unless otherwise stated.
Output Swing vs. Frequency
900 PROPAGATION DELAY (ps) OUTPUT SWING (mV Diff.) 800 700 600 500 400 300 200 100 0 0 TA = 25C VCC = 3.3V VIN = 800mV 500 1000 1500 2000 2500 FREQUENCY (MHz)
Propagation Delay vs. Temperature
500 475 450 425 400 375 350 325 300 -40 -20 0 20 40 60 80 100 TEMPERATURE (C) TA = 25C VCC = 3.3V VIN = 800mV
Propagation Delay vs. Differential Input Voltage (Vdiff)
500 PROPAGATION DELAY (ps) 475 450 425 400 375 350 325 TA = 25C VCC = 3.3V tSKEW (ps)
30 25 20 15 10 5
t SKEW vs. Temperature
TA = 25C VCC = 3.3V VIN = 800mV
300 100 200 300 400 500 600 700 800 DIFFERENTIAL INPUT VOLTAGE (Vdiff, mV)
0 -40 -20 0 20 40 60 80 100 TEMPERATURE (C)
M9999-110705 hbwhelp@micrel.com or (408) 955-1690
7
Micrel, Inc.
Precision Edge(R) SY89830U
FUNCTIONAL CHARACTERISTICS
125MHz Output
TA = 25C VCC = 3.3V VEE GND VIN = 800mV Output Swing (200mV/div.) Output Swing (200mV/div.) /Q /Q TA = 25C VCC = 3.3V VEE GND VIN = 800mV
1.5GHz Output
Q
Q
TIME (178ps/div.)
TIME (96ps/div.)
2.5GHz Output
TA = 25C VCC = 3.3V VEE GND VIN = 800mV Output Swing (200mV/div.) /Q
Q
TIME (72ps/div.)
M9999-110705 hbwhelp@micrel.com or (408) 955-1690
8
Micrel, Inc.
Precision Edge(R) SY89830U
TERMINATION RECOMMENDATIONS
+3.3V
+3.3V
ZO = 50 ZO = 50
R1 130
R1 130
+3.3V
R2 82
R2 82
Vt = VCC --2V
Figure 1. Parallel Termination-Thevenin Equivalent Notes: 1. For +2.5V systems: R1 = 250 R2 = 62.5 2. For +5.0V systems: R1 = 82 R2 = 130
+3.3V Z = 50 Z = 50 50 "source" 50 Rb 50 "destination" (Optional) C1 0.01F +3.3V
Figure 2. Three-Resistor "Y-Termination" Notes: 1. Power-saving alternative to Thevenin termination. 2. Place termination resistors as close to destination inputs as possible. 3. Rb resistor sets the DC bias voltage, equal to Vt. For +3.3V systems Rb = 46 to 50. For +5V systems, Rb = 110. 4. C1 is an optional bypass capacitor intended to compensate for any tr/tf mismatches.
+3.3V R1 130 ZO = 50 /Q Vt = VCC --2V R2 82
+3.3V R1 130 Vt = VCC --1.3V R3 +3.3V 1k
+3.3V
Q
R4 1.6k R2 82
Figure 3. Terminating Unused I/O Notes: 1. Unused output (/Q) must be terminated to balance the output. 2. For +2.5V systems: R1 = 250, R2 = 62.5, R3 = 1.25k, R4 = 1.2k.
M9999-110705 hbwhelp@micrel.com or (408) 955-1690
9
Micrel, Inc.
Precision Edge(R) SY89830U
16 LEAD TSSOP (K4-16-1)
Rev. 01
MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131
TEL
USA
+ 1 (408) 944-0800
FAX
+ 1 (408) 474-1000
WEB
http://www.micrel.com
The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer. Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale. (c) 2005 Micrel, Incorporated. M9999-110705 hbwhelp@micrel.com or (408) 955-1690
10


▲Up To Search▲   

 
Price & Availability of SY89830U05

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X